

Maximizing ROI for 7-nm SoCs with Synopsys' Convergent Digital Design Platform

Synopsys



TSMC 2017
Open Innovation Platform[®]
Ecosystem Forum



ABSTRACT

Scaling to lower geometries is constrained not only by metallurgy and lithography challenges, but also by the need for an evolution in physical design methodologies to extract the maximum ROI at the 7-nm process node. With the advent of cell height reduction for pitch scaling, heterogeneous stack-driven RC management, and the ever-increasing impact of waveform distortion as well as non-Gaussian effects, this node demands a flow-wide reassessment for best ROI. In this talk, Synopsys' senior R&D member will describe how several key innovations in IC Compiler II, along with a distinctively architected integration flow with Design Compiler, StarRC and PrimeTime, offers the most compelling solution for designers to realize their 7-nm entitlement. Data will be presented to show that this flow is reducing design-in-margins, while offering higher utilization rates, best QoR and the fastest path to design closure.



Maximizing ROI for 7-nm SoCs with Synopsys' Convergent Digital Design Platform


Deploying Platform-Wide Innovations to Deliver Optimal Design QoR

Dr. Henry Sheng, R&D Group Director, Design Group, Synopsys
September 2017



N7: For SoCs Everywhere

Optimal Power, Performance and Area with Joint Reference Flow




© 2017 Synopsys, Inc. 2

synopsys

Differentiated Segments, Differentiated Solutions

Collaborative Enablement Accelerates Design Bring-up




© 2017 Synopsys, Inc. 3

synopsys

Synopsys: Maximizing Design Entitlement

Delivering Design Differentiation and Expanded ROI




© 2017 Synopsys, Inc. 4

synopsys

HPC: Interconnect as The Primary Challenge

Increased Resistivity Impacts Overall Design Performance



Interface-Layer Effects and Grain Scattering Impacting Resistance Scaling


Source: Serkan Kinali, et al., "RC Performance Evaluation of Interconnect Architecture Options Beyond the 10-nm Logic Node," IEEE (2014)

© 2017 Synopsys, Inc. 5

synopsys


Performance-Driven Pre-Route Technologies

Algorithmic Enhancements in IC Compiler II Drive Optimal QoR




FREQUENCY UPLIFT

percent



LOWER WIRELENGTH

percent



FREQUENCY UPLIFT

percent


Wiring and Topology Optimization Maximizes Achievable QoR

© 2017 Synopsys, Inc. 6

synopsys

Performance-Driven Post-Route Technologies

Innovating Throughout Implementation to Maximize Signoff Correlation




PT-SI CORRELATION

percent



STARRC CORRELATION

Signoff
accuracy



LEAKAGE REDUCTION

percent


Convergent Signoff Closure Within The Implementation Flow

© 2017 Synopsys, Inc. 7

synopsys

Mobile: Lower Voltages Bring New Challenges


Significant Power Reduction Demands Flow-Wide Enhancements



Waveform Impact



Variation Impact



Small Form-Factors and Battery Life Demand Innovations in Correlation, Power Reduction and Area Minimization

© 2017 Synopsys, Inc. 8


synopsys

Area and Power Focused Technologies

Minimizing Design Margins, Minimizing Structural Variation




PARAMETRIC OCV (POCV) THROUGHOUT THE FLOW
Reduced Margins, Lower Leakage



AREA

percent


MOMENT-BASED POCV DESIGN OPTIMIZATION
Enhanced Accuracy for Low Voltage Operation



PT-SI CORRELATION

percent

GLOBAL CONTEXT-AWARE CLOCK SYNTHESIS
Smaller Clock Trees, Fewer Buffers, Lower Area



POWER REDUCTION

percent

Signoff Correlation is Key in Reducing Over-Design

© 2017 Synopsys, Inc. 9


SYNOPTIS

Area and Power Focused Technologies

Innovating To Maximize Process ROI




ENHANCED CUT-METAL ROUTING FLOW
Reduced Line-End Capacitance, Lower Power



POWER REDUCTION

percent


SOLVER-BASED TOTAL-POWER OPTIMIZATION
Lower Leakage and Dynamic Power



POWER REDUCTION

percent

ACTIVITY-BASED POWER ANALYSIS AND OPTIMIZATION
Attacks Leakage and Dynamic Power



POWER REDUCTION

percent

Broad Optimization Technologies Deliver Highest Power Benefits

© 2017 Synopsys, Inc. 10

SYNOPTIS

Automotive: Maximize Reliability and Yield

Delivering Highest Performance Under Most Challenging Conditions



28 nm → 7 nm	Process	>180 nm → 7 nm
100M+	Design Sizes (μP/C)	1M to 100M+
>2GHz	Frequencies	~100MHz to >2GHz (+ TFLOPs of GPU Data)
0.5V to 1.8V	Voltages	~1V to >60V
0 to 40 °C	Temperatures	-40 to 85/155 °C
1-3 years	Lifetime	~15 years
<2%	Failure Rates	Target Zero Failure

© 2017 Synopsys, Inc. 11


SYNOPTIS

Reliability Focused Technologies

Target Known Failure Mechanisms To Enhance Device Longevity




SOFT-ERROR DESIGN ANALYSIS
Targeted Analysis to Drive Optimization



SPFM

ISO26262
certified


ERROR-TOLERANT CELL-AWARE OPTIMIZATION
Broadly Maximizes Fault Tolerance



INSERTION RATE

100
percent

ANSYS REDHAWK IN-DESIGN ANALYSIS
Highest Accuracy Signoff Solution



IN-DESIGN OPTIMIZATION

Signoff
accuracy

Delivering Maximum Productivity for Automotive Grade Designs

© 2017 Synopsys, Inc. 12


SYNOPTIS

Yield-Aware Performance Technologies



Manufacturability as a Key Optimization Objective

**LDE-AWARE CELL
LEGALIZATION AND
OPTIMIZATION**
*Maximizes Utilization and
Performance*



UTILIZATION RATE

percent

**DESIGN-WIDE
WIRE-LENGTH
REDUCTION**
*Yield
Maximization*



LOWER WIRELENGTH

percent

**DFM-AWARE
WIRING AND
METAL OPTIMIZATION**
*Seamless, In-Flow
Wire/Via Optimization*



INSERTION RATE

percent

Enhances Manufacturability for Increased ROI

© 2017 Synopsys, Inc. 13

synopsys

Expanding Platform Challenges at 7 nm

Emerging Nodes Bring a Host of Challenges. Collaboration Brings Maximum Node Entitlement

- Emerging nodes have innate complexity and targeted flows put even greater demands on EDA
 - Growing design sizes, more modes/corners
 - Need for coordinated treatment of effects across full tool chain
 - Increased need for productivity enhancements
- Close ecosystem and designer collaboration is key in maximizing what can be achieved at each node
- Synopsys is at the forefront of enabling the highest ROI at this exciting node

© 2017 Synopsys, Inc. 14

synopsys

Thank You

synopsys
Silicon to Software

synopsys
Silicon to Software